Fig. 1
PRIOR ART

Fig. 2

Prior Art

**FIG. 3**

FIG. 4A

460

462

BINARY | 1100 | 000 | 0100 | 0 | 0010 | 0001 | 01010 | 00 | 0 | 0011 |

465 ——→ ( COND | 000 | OP | S | RN | RD | SHIFT IMMED | SHIFT | 0 | RM )

464

470 ——→
ASSEMBLY   ADD                     R1   R2   R3   LSL #10                472

475 ——→ ( OP{<COND>}{S}          RD, RN, RM  SHIFT #<IMMED>)

474

FIG. 4B

```
#pragma once
#ifndef ARMLIB_INSTRUCTION_DATAPROCESSING_HPP_HEADER_INCLUDED
#define ARMLIB_INSTRUCTION_DATAPROCESSING_HPP_HEADER_INCLUDED

#include "SimpressLib/stdIncludes.h"
#include "SimpressLib/instruction/Instruction.hpp"
#include "SimpressLib/val/Reg.hpp"
#include "ARMLib/instruction/lib/Flags.hpp"

namespace ARMLib {
namespace instruction {
template <class Condition, class Operation, class SBit, class RdIsPC, class ShifterOperandType, class RdType, class RnType>
class DataProcessing : public SimpressLib::instruction::Instruction
{
      ShifterOperandType* _shifterOperand;
      RdType* _rd;
      RnType* _m;

public:
      DataProcessing(ShifterOperandType* shifterOperand, SimpressLib::val::Reg* rd, SimpressLib::val::Reg* m)
      {
            _shifterOperand = shifterOperand;
            _rd = (RdType*) rd;
            _m = (RnType*) m;
      }

      ~DataProcessing(void)
      {
            delete _shifterOperand;
      }

      virtual void execute()
      {
            if (Condition::exec())
            {
                  Word lhs = _m->getWord();
                  Word rhs = _shifterOperand->getValue();
                  Word result = Operation::exec(lhs, rhs);
                  _rd->setWord(result);
                  if (SBit::value() == true)
                  {
                        //update flags!
                        int CF = lib::Flags::getC();
                        int VF = lib::Flags::getV();

                        Operation::updateC(lhs, rhs, result, &CF);
                        Operation::updateV(lhs, rhs, result, &VF);

                        lib::Flags::setN(NEG(result));
                        lib::Flags::setZ((result)? 0 : 1);
                        lib::Flags::setC(CF);
                        lib::Flags::setV(VF);
                  }
            }
      }
};

} //namespace instruction
} //namespace ARMLib
#endif /* ARMLIB_INSTRUCTION_DATAPROCESSING_HPP_HEADER_INCLUDED */
```

404

FIG. 5A

```
#pragma once
#ifndef ARMLIB_INSTRUCTION_LOADSTORE_HPP_HEADER_INCLUDED
#define ARMLIB_INSTRUCTION_LOADSTORE_HPP_HEADER_INCLUDED

#include "SimpressLib/stdIncludes.h"
#include "SimpressLib/instruction/Instruction.hpp"
#include "SimpressLib/val/Reg.hpp"
#include "SimpressLib/component/storage/memory/MainMemory.hpp"

namespace ARMLib {
namespace instruction {
template <class Condition, class LBit, class ElementType, class AddressingMode2_3Type, class RdType>
class LoadStore : public SimpressLib::instruction::Instruction
{
      AddressingMode2_3Type* _addressingMode2_3;
      RdType* _rd;
      SimpressLib::component::storage::memory::MainMemory* _mainMemory;
public:
      LoadStore(AddressingMode2_3Type* addressingMode2_3, SimpressLib::val::Reg* rd)
      {
            _addressingMode2_3 = addressingMode2_3;
            _rd = (RdType*) rd;
            _mainMemory = ARCH_CALL(getMainMemory());
      }

      ~LoadStore(void)
      {
            delete _addressingMode2_3;
      }

      virtual void execute()
      {
            if (Condition::exec())
            {
                  Word addr = _addressingMode2_3->getAddress();
                  if (LBit::value() == true)
                  {//Load
                        if ((addr % sizeof(ElementType::type)) !=0)
                              FATAL_ERROR("Invalid address for loading!");

                        int elemValue = (int) _mainMemory->load<ElementType::type>(addr);
                        _rd->setWord(elemValue);
                  }
                  else
                  {//Store
                        ElementType::type elemValue = (ElementType::type) _rd->getWord();
                        _mainMemory->store<ElementType::type>(addr, elemValue);
                  }
            }
      }
};

} //namespace instruction
} //namespace ARMLib
#endif /* ARMLIB_INSTRUCTION_LOADSTORE_HPP_HEADER_INCLUDED */
```

404

# FIG. 5B

```
#pragma once
#ifndef ARMLIB_INSTRUCTION_MULTILPY_HPP_HEADER_INCLUDED
#define ARMLIB_INSTRUCTION_MULTILPY_HPP_HEADER_INCLUDED

#include "SimpressLib/stdIncludes.h"
#include "SimpressLib/instruction/Instruction.hpp"
#include "SimpressLib/val/Reg.hpp"
#include "ARMLib/instruction/lib/Flags.hpp"

namespace ARMLib {
namespace instruction {
template <class Condition, class SBit, class AccumulateBit>
class Multiply : public SimpressLib::instruction::Instruction
{
private:
    SimpressLib::val::Reg* _rd;
    SimpressLib::val::Reg* _rn;
    SimpressLib::val::Reg* _rs;
    SimpressLib::val::Reg* _rm;
public:
    Multiply(SimpressLib::val::Reg* rd, SimpressLib::val::Reg* rn, SimpressLib::val::Reg* rs, SimpressLib::val::Reg* rm)
    {
        _rd = rd;
        _rn = rn;
        _rs = rs;
        _rm = rm;
    }

    ~Multiply(void)
    {
    }

    virtual void execute()
    {
        if (Condition::exec())
        {
            Word result = _rm->getWord() * _rs->getWord();
            if (AccumulateBit::value())
                result += _rn->getWord();

            _rd->setWord(result);
            if (SBit::value() == true)
            {
                lib::Flags::setN(NEG(result));
                lib::Flags::setZ((result)? 0 : 1);
            }
        }
    }

};

} //namespace instruction
} //namespace ARMLib
#endif /* ARMLIB_INSTRUCTION_MULTILPY_HPP_HEADER_INCLUDED */
```

404

# FIG. 5C

FIG. 6A

Instruction Specification 602

Instruction Description 604

607

| Symbol 606 | Symbol 606 | Symbol 606 |
|------------|------------|------------|
| 608 — 612 | 608 — 612 | 608 — 612 |
| 608 — 612 | 608 — 612 | 608 — 612 |
| 608 — 612 | 608 — 612 | 608 — 612 |
| 608 — 612 | 608 — 612 | 608 — 612 |

609            609            609

605

Expression 610

Instruction Description 604

607

| Symbol 606 | Symbol 606 |
|------------|------------|
| 608 — 612 | 608 — 612 |
| 608 — 612 | 608 — 612 |
| 608 — 612 | 608 — 612 |

605

Expression 610

600

Fig. 6B

FIG. 7

Fig. 8